High Speed Decimal Addition
نویسندگان
چکیده
Parallel decimal arithmetic capability is becoming increasingly attractive with new applications of computers in a multiprogramming environment. The direct production of decimal sums offers a significant improvement in addition over methods requiring decimal correction. These techniques are illustrated in the eight-digit adder which appears in the System/360 Model 195.
منابع مشابه
Vlsi Implementation of N X N Parallel Decimal Multiplier Using Csa
This paper introduces two novel architectures for parallel decimal multipliers. Our multipliers are based on a new algorithm for decimal carry–save multioperand addition that uses a novel BCD–4221 recoding for decimal digits. It significantly improves the area and latency of the partial product reduction tree with respect to previous proposals. Decimal floating-point multiplication is important...
متن کاملDesign of High Speed Area Optimized Binary Coded Decimal Digit Adder and Multiplier
Decimal arithmetic is very important for computations in financial and commercial transactions which include banking system, tax calculation, billing etc. Decimal arithmetic algorithm mainly includes decimal addition and multiplication. The main problem in the existing decimal arithmetic is the need for correcting the result as it is in the binary form. This causes the implementation area to be...
متن کاملDesign Methods for Binary to Decimal Converters Using Arithmetic Decompositions
In digital signal processing, radixes other than two are often used for high-speed computation. In the computation for finance, decimal numbers are used instead of binary numbers. In such cases, radix converters are necessary. This paper considers design methods for binary to q-nary converters. It introduces a new design technique based on weighted-sum (WS) functions. The method computes a WS f...
متن کاملDecimal Division Using the Newton–Raphson Method and Radix-1000 Arithmetic
Computer arithmetic is predominantly performed using binary arithmetic because the hardware implementations of the operations are simpler than those for decimal computation. However, many decimal fractions cannot be represented exactly as binary fractions with a finite number of bits. The value 0.1, for example, can only be represented as an infinitely recurring binary number. If a binary appro...
متن کاملA Fast Combined Decimal Adder/Subtractor
An algorithm for a fast decimal addition is proposed. The addition is performed in two steps. First, the result of addition is produced in a decimal signed-digit format. Second, the decimal signed-digit result is converted into the non-redundant form BCD. The conversion uses a borrow generating scheme based on a parallel-prefix network. Using the flexible features of the decimal signed-digit re...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. Computers
دوره 20 شماره
صفحات -
تاریخ انتشار 1971